Am9016

16,384 x 1 Dynamic RAM

DISTINCTIVE CHARACTERISTICS

- Replacement for MK4116
- High-speed operation 150ns access, 320ns cycle (COM'L); 200ns access, 375ns cycle (MIL)
- Three-state output

- RAS only, RMW and Page mode clocking options
- 128 cycle refreshing
- Unlatched data output

GENERAL DESCRIPTION


The Am9016 is a high-speed, 16K-bit, dynamic, read/write random access memory. It is organized as 16,384 words by 1 bit per word and is packaged in a standard 16-pin DIP or 18-pin leadless chip carrier. The basic memory element is a single transistor cell that stores charge on a small capacitor. This mechanism requires periodic refreshing of the memory cells to maintain stored information.


All input signals, including the two clocks, are TTL compatible. The Row Address Strobe ($\overline{\text{RAS}}$) loads the row address and the Column Address Strobe ($\overline{\text{CAS}}$) loads the column

address. The row and column address signals share seven input lines. Active cycles are initiated when $\overline{R}\overline{A}\overline{S}$ goes low, and standby mode is entered when $\overline{R}\overline{A}\overline{S}$ goes high. In addition to normal read and write cycles, other types of operations are available to improve versatility, performance and power dissipation.


The 3-state output buffer turns on when the column access time has elapsed and turns off after $\overline{\text{CAS}}$ goes high. Input and output data are the same polarity.

BLOCK DIAGRAM






Metallization and Pad Layout



ORDERING INFORMATION



APPLICATION INFORMATION

The Am9016 electrical connections are such that if power is applied with the device installed upside down it will be permanently damaged. Precautions should be taken to avoid this mishap.

OPERATING CYCLES

Random read operations from any location hold the \overline{WE} line high and follow this sequence of events:

- 1. The row address is applied to the address inputs and $\overline{\text{RAS}}$ is switched low.
- After the row address hold time has elapsed, the column address is applied to the address inputs and CAS is switched low.
- Following the access time, the output will turn on and valid read data will be present. The data will remain valid as long as CAS is low.
- CAS and RAS are then switched high to end the operation. A new cycle cannot begin until the precharge period has elapsed.

Random write operations follow the same sequence of events, except that the \overline{WE} line is low for some portion of the cycle. If the data to be written is available early in the cycle, it will usually be convenient to simply have \overline{WE} low for the whole write operation.

Sequential Read and Write operations at the same location can be designed to save time because re-addressing is not necessary. A read/write cycle holds \overline{WE} high until a valid read is established and then strobes new data in with the falling edge of \overline{WE} .

After the power is first applied to the device, the internal circuit requires execution of at least eight initialization cycles which exercise RAS before valid memory accesses are begun.

ADDRESSING

14 address bits are required to select one location out of the 16,384 cells in the memory. Two groups of 7 bits each are multiplexed onto the 7 address lines and latched into the internal address registers. Two negative-going external clocks are used to control the multiplexing. The Row Address Strobe (RAS) enters the row address bits and the Column Address Strobe (CAS) enters the column address bits.

When RAS is inactive, the memory enters its low power standby mode. Once the row address has been latched, it need not be changed for successive operations within the same row, allowing high-speed page-mode operations.

Page-mode operations first establish the row address and then maintain $\overline{\text{RAS}}$ low while $\overline{\text{CAS}}$ is repetitively cycled and designated operations are performed. Any column address within the selected row may be accessed in any sequence. The maximum time that $\overline{\text{RAS}}$ can remain low is the factor limiting the number of page-mode operations that can be performed.

Multiplexed addressing does not introduce extra delays in the access path. By inserting the row address first and the column

address second, the memory takes advantage of the fact that the delay path through the memory is shorter for column addresses. The column address does not propagate through the cell matrix as the row address does and it can therefore arrive somewhat later than the row address without impacting the access time.

REFRESH

The Am9016 is a dynamic memory and each cell must be refreshed at least once every refresh interval in order to maintain the cell contents. Any operation that accesses a row serves to refresh all 128 cells in the row. Thus the refresh requirement is met by accessing all 128 rows at least once every refresh interval. This may be accomplished, in some applications, in the course of performing normal operations. Alternatively, special refresh operations may be initiated. These special operations could be simply additional conventional accesses or they could be "RAS-only" cycles. Since only the rows need to be addressed, CAS may be held high while RAS is cycled and the appropriate row addresses are input. Power required for refreshing is minimized and simplified control circuitry will often be possible.

DATA INPUT/OUTPUT

Data is written into a selected cell by the combination of WE and CAS while RAS is low. The later negative transition of WE or CAS strobes the data into the internal register. In a write cycle, if the WE input is brought low prior to CAS, the data is strobed by CAS, and the set-up and hold times are referenced to CAS. If the cycle is a read/write cycle then the data set-up and hold times are referenced to the negative edge of WE.

In the read cycle the data is read by maintaining \overline{WE} in the high state throughout the portion of the memory cycle in which \overline{CAS} is low. The selected valid data will appear at the output within the specified access time.

DATA OUTPUT CONTROL


Any time CAS is high the data output will be off (after tOFF). The output contains either one or zero during read cycle after the access time has elapsed. Data remains valid from the access time until CAS is returned to the high state. The output data is the same polarity as the input data.

The user can control the output state during write operations by controlling the placement of the \overline{WE} signal. In the "early write" cycle (see note 9) the output is at a high impedance state throughout the entire cycle.

POWER CONSIDERATIONS

RAS and/or CAS can be decoded and used as a chip select signal for the Am9016 but overall system power is minimized if RAS is used for this purpose. The devices which do not receive RAS will be in low power standby mode regardless of the state of CAS.

At all times the Absolute Maximum Rating Conditions must be observed. During power supply sequencing VBB should never be more positive than VSS when power is applied to VDD.



TOPOLOGICAL BIT MAP

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with	
Power Applied	55°C to +85°C
Voltage on any pin with	
respect to V _{BB}	0.5V to +20V
Positive Supply Voltages with	
respect to ground	1.0V to +15.0V
DC Layout Voltage	0.5V to +7.0V
VBB - VSS Differentials given	
V _{DD} - V _{SS} >0V	0W
Power Dissipation	1 NW
Short Circuit Output Current	50mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.


OPERATING RANGES

Commercial (C) Devices
Temperature
Positive Supply Voltage VDD+10.8V to +13.2V
Vcc +4.5V to +5.5V
Negative Supply Voltage VBB4.5V to -5.5V
Extended (L) Devices
Temperature55°C to +85°C
Positive Supply Voltage VDD + 10.8V to + 13.2V
V _{CC} +4.5V to +5.5V
Negative Supply Voltage VBB4.5V to -5.5V
Operating ranges define those limits over which the functional.
ity of the device is guaranteed.


DC CHARACTERISTICS over operating range unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Тур	Max	Un		
VOH	Output HIGH Voltage	I _{OH} = -5.0mA	2.4	yp.					
VOL	Output LOW Voltage	I _{OL} = 4.2mA			Vcc	Vo			
ViH	Input HIGH Voltage for Address, Data In		V _{SS}		7.0	Vo			
VIHC	Input HIGH Voltage for CAS, RAS, WE		2.7		7.0	Vo			
VIL	Input LOW Voltage			-1.0					
lix	Input Load Current	V _{SS} ≤ V _I ≤ 7V				0.80	Vo		
loz	Output Leakage Current	Vss ≤ Vo ≤ Vcc, Output C	DEE .	-10		10	μ		
lcc	V _{CC} Supply Current	Output OFF (Note 4)	-10		10	μ			
	Supply Current, Average	Output OFF (Note 4)	7	-10		10	μ		
		Standby, RAS ≥ V _{IHC}	0°C ≤ T _A ≤ + 70°C	100		100			
IBB			-55°C ≤ T _A ≤ +85°C			200	T .		
		Operating, Minimum	0°C ≤ T _A ≤ + 70°C -55°C ≤ T _A ≤ + 85°C			200	μΑ		
		Cycle Time			400				
loo		RAS Cycling, CAS Cycling, Cycle Times, Operating IDD			35	_			
	V _{DD} Supply Current	RAS ≤ V _{IL} , CAS Cycling, M Cycle Times, Page Mode I ₁	1 1		27	mA			
	Average	RAS Cycling, CAS ≥ V _{IHC} , Cycle Times, RAS Only Re			27				
		RAS ≤ V _{IHC}	0°C ≤ T _A ≤ + 70°C	\top		1.5			
		Standby IDD2	-55°C ≤ T _A ≤ +85°C	+		2.25			
C ₁	Input Capacitance	inputs at 0V, f = 1MHz.	RAS, CAS, WE	+		10			
	. por outputing	Nominal Supply Voltages	Address, Data in	++	-+	5.0	рF		
co	Output Capacitance	Output OFF	+		7.0	pr			


Typical Access Time (Normalized) t_{RAC} Versus V_{DD}




Typical Access Time (Normalized) t_{RAC} Versus V_{BB}




Typical Access Time (Normalized) trac Versus Vcc




Typical Access Time (Normalized) trac Versus Case Temperature




Typical Operating current IDD1 Versus VDD




Typical Standby Current I_{DD2} Versus V_{DD}




Typical Refresh Current I_{DD3} Versus V_{DD}



Typical Page Mode Current I_{DD4} Versus V_{DD}



Typical Operating Current I_{DD1} Versus Case Temperature




OP000390


aSheet4U.com

DC OPERATING CHARACTERISTICS (Cont.)


Typical Standby Current I_{DD2} Versus Case Temperature




Typical Refresh Current IDD3 Versus Case Temperature




Typical Page Mode Current I_{DD4} Versus Case Temperature




Input Voltage Levels Versus V_{DD}




Input Voltage Levels Versus V_{DD}




Input Voltage Levels Versus VRR




Input Voltage Levels Versus V_{BB}



Input Voltage Levels Versus Case Temperature



Input Voltage Levels
Versus
Case Temperature



DC OPERATING CHARACTERISTICS (Cont.)

TYPICAL CURRENT WAVEFORMS



SWITCHING CHARACTERISTICS over operating range unless otherwise specified

1 2 3 4 5 6 7 8 9 10 11 11 12 13 14 15 16 17 18 1 19 1 12 19 1	tar tasc tasr	PAS LOW to Column Column Address		Min	Max	Min	Max	881-	T ==			4
2	tasc	Column Address				1 1001111	MAX	Min	Max	í Min	Max	Units
3				200		160		120		95		ns
			0°C ≤ T _A ≤ + 70°C	-10	_	-10		-10	<u> </u>	-10	 	ns
	†ASR	Setup Time	-55°C ≤ T _A ≤ +85°C	0		0		0		NA.	 	ns
4		Row Address Setup T		0		0		0	-	0		ns
	t _{CAC}	Access Time from CA	S (Note 6)		185		165		135		100	ns
5	t _{CAH}	CAS LOW to Column	Address Hold Time	85		75	<u> </u>	55		45	 	ns
6	t _{CAS}	CAS Pulse Width	0°C ≤ T _A ≤ + 70°C	185	10,000	165	10,000	135	10,000	100	10.000	ns
	-CAS		-55°C ≤ T _A ≤ +85°C	185	5000	165	5000	135	5000	NA	NA.	ns
7	1CP	Page Mode CAS Prec	harge Time	100		100	<u> </u>	80		60	<u> </u>	ns
8	tCRP		0°C ≤ T _A ≤ + 70°C	-20		-20		-20	T	-20		ns
\sqcup		Precharge Time	-55°C ≤ T _A ≤ +85°C	0	1	0		0		NA.		ns
\vdash	^t CSH	CAS Hold Time		300		250		200		150		ns
10	tcwp	CAS LOW to WE LOW Delay (Note 9)		145		125		95		70		ns
11	tcwL	WE LOW to CAS HIGH Setup Time		100		85		70		50		ns
12	tDH	CAS LOW or WE LOW to Data In Valid Hold Time (Note 7)		85		75		55		45		ns
13	^t OHR	RAS LOW to Data In Valid Hold Time		200		160		120		95		ns
14	tos	Data in Stable to CAS LOW or WE LOW Setup Time (Note 7)		0		0		0		0		ns
15	OFF	CAS HIGH to Output OFF Delay		0	60	0	60	0	50	0	40	ns
16	tPC	Page Mode Cycle Time		295		275		225		170	- "	ns
17	^t RAC	Access Time from RA	S (Note 6)		300		250		200		150	ns
18	t _{RAH}	RAS LOW to Row Add	dress Hold Time	45		35		25		20		ns
10	tras	RAS Pulse Width	0°C ≤ T _A ≤ + 70°C	300	10,000	250	10,000	200	10,000	150	10,000	ns
	HAS	TIAS FUIS O WIUIII	-55°C ≤ T _A ≤ +85°C	300	5000	250	5000	200	5000	NA	NA	ns
20	^t RC	Random Read or Write Cycle Time		460		410		375		320		ns
21	tRCD	RAS LOW to CAS LOW Delay (Note 6)		35	115	35	85	25	65	20	50	ns
22	t _{ROH}	Read Hold Time		0	_	0	-	0	 +	0		ns
23	tRCS	Read Setup Time		0		0		0	-+	0		ns
24	tREF	Refresh Interval			2		2		2	-	2	ms
25 t	t _{RM} w	Read Modify Write Cyc	le Time	600		500		405		320		ns

No.	Symbol	Description		Am9016C		Am9016D		Am9016E		Am9016F		T
				Min	Max	Min	Max	Min	Max	Min	Max	Units
26	tRP	RAS Precharge Time				150		120		100		ns
27	t _{RSH}	CAS LOW to RAS HIGH Delay		185		165		135		100		ns
28	trwc	Read/Write Cycle Time		525		425		375		320		ns
29	tRWD	RAS LOW to WE LOW Delay (Note 9)		260		210		160	<u> </u>	120		ns
30	tRWL	WE LOW to RAS HIGH Setup Time		100		85		70		50		ns
31	tτ	Transition Time		3	50	3	50	3	50	3	35	ns
32	twch	Write Hold Time		85		75		55		45		ns
33	twcn	RAS LOW to Write Hold Time		200		160		120		95	 	ns
34	twcs		0°C ≤ T _A ≤ + 70°C	-20		-20		-20		-20		
34			-55°C ≤ T _A ≤ +85°C	0		0		0		NA NA		ns
35	t₩P	Write Pulse Width		85		75		55		45		ns

Notes:


- 1. All voltages referenced to VSS.
- Signal transition times are assumed to be 5ns. Transition times are measured between specified high and low logic levels.
- Timing reference levels for both input and output signals are the specified worst-case logic levels.
- 4. V_{CC} is used in the output buffer only. I_{CC} will therefore depend only on leakage current and output loading. When the output is ON and at a logic high level, V_{CC} is connected to the Data Out pin through an equivalent resistance of approximately 135Ω. In standby mode V_{CC}
- may be reduced to zero without affecting stored data or refresh operations.
- Output loading is two standard TTL loads plus 100pF capacitance.
- 6. Both RAS and CAS must be low read data. Access timing will depend on the relative positions of their falling edges. When tRCD is less than the maximum value shown, access time depends on RAS and tRAC governs. When tRCD is more than the maximum value shown access time depends on CAS and tCAC governs. The maximum value listed for tRCD is shown for reference purposes only and does not restrict operation of the part.

- Timing reference points for data input setup and hold times will depend on what type of write cycle is being performed and will be the later falling edge of CAS or WE.
- At least eight initialization cycles that exercise RAS should be performed after power-up and before valid operations are begun.
- The twcs, t_{RWD} and t_{CWD} parameters are shown for reference purposes only and do not restrict the operating


flexibility of the part. When the falling edge of WE follows the falling edge of CAS by at most twos, the data output buffer will remain off for the whole cycle and an "early write" cycle is defined. When the falling edge of WE follows the falling edges of RAS and CAS by at least tRWD and tcWD respectively, the Data Out from the addressed cell will be valid at the access time and a "read/write" cycle is defined. The falling edge of WE may also occur at intermediate positions, but the condition and validity of the Data Out signal will not be known.

SWITCHING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)



taSheet4U.com

SWITCHING WAVEFORMS (Cont.)

READ-WRITE/READ-MODIFY-WRITE CYCLE



RAS ONLY REFRESH CYCLE

